

Daniel Dreps, et al.  
AUS20010742

1/5





FIG. 1

FIG. 2






FIG. 3

No. of parallel resistors { 402 Logic states of program signals } 403

UP	DOWN	P1 301	P2 302	P3 303	P4 304
5	5	1	0	0	0
6	4	0	0	1	1
4	6	1	1	0	0
7	3	0	1	0	1
3	7	1	0	1	0
8	2	0	0	0	1
2	8	1	1	1	0
9	1	0	1	0	0
1	9	1	0	1	1
10	0	0	0	0	0
0	10	1	1	1	1

405 ↗ Results using 500  $\Omega$  resistors { Source resistance of Terminating network }

UP	DOWN	Z <sub>T</sub>	P1 301	P2 302	P3 303	P4 304
100 $\Omega$	100 $\Omega$	100 $\Omega // 100 \Omega = 50 \Omega$	1	0	0	0
83 $\Omega$	125 $\Omega$	83 $\Omega // 125 \Omega = 50 \Omega$	0	0	1	1
125 $\Omega$	83 $\Omega$	125 $\Omega // 83 \Omega = 50 \Omega$	1	1	0	0
71 $\Omega$	166 $\Omega$	71 $\Omega // 166 \Omega = 50 \Omega$	0	1	0	1
166 $\Omega$	71 $\Omega$	166 $\Omega // 71 \Omega = 50 \Omega$	1	0	1	0
62.5 $\Omega$	250 $\Omega$	62.5 $\Omega // 250 \Omega = 50 \Omega$	0	0	0	1
250 $\Omega$	62.5 $\Omega$	250 $\Omega // 62.5 \Omega = 50 \Omega$	1	1	1	0
55.5 $\Omega$	500 $\Omega$	55.5 $\Omega // 500 \Omega = 50 \Omega$	0	1	0	0
500 $\Omega$	55.5 $\Omega$	500 $\Omega // 55.5 \Omega = 50 \Omega$	1	0	1	1
50 $\Omega$	$\infty$	50 $\Omega // \infty \Omega = 50 \Omega$	0	0	0	0
$\infty$	50 $\Omega$	$\infty // 50 \Omega = 50 \Omega$	1	1	1	1

FIG. 4

403 ↗ Logic states of program signals { 404 }

402




FIG.5